



**i860™ 64-Bit Microprocessor  
Simulator and Debugger  
Reference Manual**

**Version 3  
January 1990  
240437-003**

---

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel products:

376, 386, 387, 486, 4-SITE, Above, ACE51, ACE96, ACE186, ACE196, ACE960, BITBUS, COMMputer, CREDIT, Data Pipeline, DVI, ETOX, FaxBACK, Genius, i, ↑, i486, i750, i860, ICE, ICEL, ICEVIEW, iCS, iDBP, iDIS, i<sup>2</sup>ICE, iLBX, iMDDX, iMMX, Inboard, Insite, Intel, int<sub>l</sub>, Intel386, int<sub>g</sub>IBOS, Intel Certified, Intelelevision, int<sub>g</sub>elligent Identifier, int<sub>g</sub>elligent Programming, Intellec, Intellink, iOSP, iPAT, iPDS, iPSC, iRMK, iRMX, iSBC, iSBX, iSDM, iSXM, Library Manager, MAPNET, MCS, Megachassis, MICROMAINFRAME, MULTIBUS, MULTICHANNEL, MULTIMODULE, MultiSERVER, ONCE, OpenNET, OTP, Pro750, PROMPT, Promware, QUEST, QueX, Quick-Erase, Quick-Pulse Programming, Ripplemode, RMX/80, RUPI, Seamless, SLD, SugarCube, ToolTALK, UPI, Visual Edge, VLSiCEL, and ZapCode, and the combination of ICE, iCS, iRMX, iSBC, iSBX, iSXM, MCS, or UPI and a numerical suffix.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

MULTIBUS is a patented Intel bus.

CHMOS and HMOS are patented processes of Intel Corp.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.

OS/2 and AIX are trademarks and Personal System/2 and IBM are registered trademarks of International Business Machines Corporation.

UNIX is a registered trademark of AT&T.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation  
Literature Sales  
P.O. Box 7641  
Mt. Prospect, IL 60056-7641

---

## Preface

The Intel i860™ Microprocessor delivers supercomputing performance in a single VLSI component. The 64-bit design of the i860 Microprocessor balances integer, floating point, and graphics performance for applications such as engineering workstations, scientific computing, 3-D graphics workstations, and multiuser systems. Its parallel architecture achieves high throughput with RISC design techniques, pipelined processing units, wide data paths, large on-chip caches, million-transistor design, and fast one-micron CHMOS IV silicon technology.

The i860 Debugger is an interactive, symbolic debugging tool for applications for the i860 Microprocessor. The Debugger can be used with or without an i860 Microprocessor in the system. The i860 Simulator takes the place of the i860 Microprocessor for debugging when the hardware is unavailable.

This manual is a complete source of information about the use of both the Debugger and the Simulator. It is useful both to software managers and software engineers. Software managers will learn how these tools can accelerate development of applications for the i860 Microprocessor. Software engineers will find detailed descriptions of the use of these tools.

## System Requirements

The software documented in this manual executes in the following environments:

- UNIX System V/386, release 3.2
- OS/2 version 1.1 or later
- AIX version 1.1 or later

## Prerequisites

Because the Debugger deals with machine-level instructions, you should already be familiar with the architecture and instruction set of the i860 Microprocessor as presented in the *i860 64-Bit Microprocessor Programmer's Reference Manual*.

---

## How to Use This Manual

- Chapter 1, “Introduction” presents an overview of both the Debugger and the Simulator and identifies the relationship between the two.
- Chapter 2, “Using the Debugger” defines all the Debugger’s user interfaces.
- Chapter 3, “Using the Simulator” explains all the user interfaces with the Simulator.
- Chapter 4, “Example Debugging Session” illustrates the use of both the Debugger and Simulator for debugging an actual program.
- Appendix A, “Debugger Quick Command Reference” provides a convenient list of commonly used commands.

## Related Documentation

The following books contain additional material concerning the i860 Microprocessor:

- *i860 64-Bit Microprocessor* (Data Sheet), order number 240296
- *i860 64-Bit Microprocessor Programmer’s Reference Manual*, order number 240329
- *i860 64-Bit Microprocessor Assembler and Linker Reference Manual*, order number 240436

## Notation and Conventions

- |                |   |
|----------------|---|
| <b>gbold</b>   | When a name, symbol, or other sequence of characters is used in exactly the same way that it is intended to be entered into the Simulator, Debugger, or other software product, it is printed in a contrasting type style, gothic bold; for example, <b>dirbase</b> . |
| <i>gitalic</i> | Gothic italic type indicates a metasymbol that is to be replaced with an item that fulfills the rules for that symbol; for example, <i>objfil</i> is to be replaced by an object-file identifier that fulfills the rules for file names.                              |
| [ ]            | Brackets indicate optional arguments or parameters.   |
| [ ]            | Brackets, when printed in the contrasting type style, are required, and must be entered as shown.   |
| { }            | One and only one of the enclosed entries must be selected unless the field is also surrounded by brackets, in which case it is optional.  |
| { }...         | At least one of the enclosed entries must be selected unless the field is also surrounded by brackets, in which case it is optional. The items may be used in any order, unless otherwise noted.  |

---

...

Ellipses indicate that the preceding argument or parameter may be repeated. When an ellipsis follows a right bracket or brace, the entire unit enclosed by the brackets or braces may be repeated.

<^CHAR>

Angled brackets surround characters that do not appear on the screen when typed. A circumflex (^) represents the control key (usually labeled **Ctrl**). To type <^D>, for example, hold down the control key while you type the **D** key.

.,/\$

Punctuation other than brackets and braces must be entered as shown.

---

## Table of Contents

Chapter 1 Introduction to the Simulator and Debugger	
1.1 The Debugger .....	1-1
1.2 The Simulator .....	1-1
Chapter 2 Using the Debugger	
2.1 Command-Line Syntax .....	2-1
2.2 Requests .....	2-2
2.2.1 Expressions .....	2-2
2.2.1.1 Primitive Expressions .....	2-3
2.2.1.2 Operators .....	2-4
2.2.1.3 Line-Number Address Expressions .....	2-4
2.2.2 Predefined Names .....	2-5
2.2.2.1 Processor Registers .....	2-5
2.2.2.2 Simulator Environment Registers .....	2-6
2.2.2.3 Debugger Variables .....	2-6
2.2.3 Commands .....	2-6
2.2.3.1 Examples of Formats .....	2-9
2.2.3.2 Program Execution Commands .....	2-9
2.2.3.3 Debugger Control Commands .....	2-11
2.3 Mapping Addresses to Object File .....	2-13
Chapter 3 Using the Simulator	
3.1 Preparing an Application for the Simulator .....	3-1
3.2 The Simulated Machine .....	3-1
3.2.1 Simulator Environment Registers .....	3-2
3.2.1.1 Simulator Control Register .....	3-2
3.2.1.2 Timing Control Registers .....	3-3
3.2.1.3 Cache Control Registers .....	3-4
3.2.1.4 Trap Control Register .....	3-4
3.2.1.5 Other Simulator Registers .....	3-4
3.3 Configuring the Simulator .....	3-4
3.3.1 Typical Simulation Cases .....	3-5
3.3.2 Default Values of Configurable Parameters .....	3-6
3.4 Debugging Differences with Simulator .....	3-6
3.5 Run-Time Support .....	3-6
3.5.1 Stack, Invocation Parameters, and Environment .....	3-7
3.5.2 Operating-System Services .....	3-7
3.5.2.1 OS/2System Services .....	3-7
Chapter 4 Example Debugging Session .....	4-1

---

## Tables

Table 2-1: Operators .....	2-4
Table 2-2: Formatting Characters .....	2-7
Table 3-1: Simulation Cases .....	3-5
Table 3-2: Configuration Defaults .....	3-6

## Examples

Example 2-1: Formatting Examples .....	2-9
Example 4-1: Simulation Example .....	4-1

---

## Chapter 1

### Introduction to the Simulator and Debugger

#### 1.1 The Debugger

The i860 Microprocessor Debugger is the common user-interface module for debugging either with a real i860 Microprocessor or with the Simulator module. The Debugger accepts debugging requests and executes them by manipulating the program being debugged. With the i860 Microprocessor Debugger, programmers can:

- ❑ Refer to memory and registers via symbolic names.
- ❑ Examine and set user and simulator registers (when used with the Simulator module).
- ❑ Examine and set user memory sections with data in various formats.
- ❑ Display pipeline stages.
- ❑ Set code and data breakpoints in user programs.
- ❑ Disassemble instructions symbolically.
- ❑ Display call frames from the stack.
- ❑ Single step programs, optionally stepping over procedure calls.
- ❑ Debug high-level language programs at the source-code level.

Debugger requests are similar to those of the UNIX debugger **adb**. Programmers familiar with that environment can start debugging immediately.

#### 1.2 The Simulator

The Simulator plays the role of the i860 Microprocessor in systems that do not contain an i860 Microprocessor. It is an instruction simulator that enables software developers to run complete applications for the i860 Microprocessor and examine their performance and correctness.

The Simulator uses the Debugger as its human interface, giving programmers the ability to examine and modify the simulated processor registers and memory, to set code and data breakpoints, to single-step, etc.

The Simulator supports all instructions, interrupt mechanism, memory management, caches, floating-point arithmetic and exceptions. In addition, it provides a means of measuring the cache-hit ratio and the performance of whole programs or arbitrary portions of programs.

The Simulator supplies systems services to programs being simulated. Applications programs running on the Simulator can call systems services such as file manipulation.

Note that the simulator requires that a numerics coprocessor be present in the system.



---

## Chapter 2 Using the Debugger

The interface with the Debugger is largely the same, regardless of whether the Debugger is combined with the Simulator or with an actual i860 Microprocessor.

### 2.1 Command-Line Syntax

When the debugger is part of the Simulator, it is activated by invoking the Simulator with a command of the form:

```
sim860 [-d] [-w] [-R] [-r[reg_type]] [-Idir] [-S dir{~dir}...] [-F[cmd_file]] objfil [parms]
```

Options must be separated from one another by one or more spaces.

The *objfil* is an executable program file or a data file<sup>1</sup>.

The **-d** option tells the Simulator to start an interactive debugging session, reading commands from the standard input. If **-d** is not specified, the Simulator executes the program as a batch session, i.e., without further user interaction.

The **-w** option opens *objfile* for reading and writing, so that this file can be modified by the Debugger.

The **-R** option instructs the Debugger to display all processor and Simulator registers when a batch session is terminated. This aids in testing when comparing the results of the current run with previous runs of the same program.

The **-r** option displays the values of selected registers when a batch session is terminated. It may be followed (without intervening space) by a one-character *reg\_type*, specifying the type of registers to display. Only one **-r** option can be specified. The register types are:

<i>No type</i>	Integer registers and control registers.
<b>f</b>	Floating point registers as single-precision.
<b>d</b>	Pairs of floating-point registers as double-precision.
<b>i</b>	Pairs of floating-point registers as 64-bit integers.
<b>p</b>	Pipelines.
<b>s</b>	Simulator registers.

The **-I** option specifies the directory that contains files to be read with the commands **\$<** or **\$<<**. The default is the current directory. (No space is permitted between **-I** and *dir*.)

---

1. One might ask, "Why would I want to debug a data file?" A data file cannot be "debugged," as such; however, the Debugger's commands can be used to search, modify, and create a formatted listing for a data file.

---

The **-S** option provides a list of directories to be used during source debugging when searching for source files. The current directory is automatically added at the beginning of the list.

The **-F** argument tells the Debugger to execute the requests found in *cmd\_file* immediately when starting the debug session. The *cmd\_file* usually contains commands to set Simulator parameters, to set standard breakpoints, and to initialize processor registers. The Debugger searches for this file in the same directory specified by the **-I** option. The **-F** option is in effect only when the **-d** argument is specified. When *cmd\_file* has been exhausted and no **\$q** command has been encountered, the debugger displays its prompt and begins the interactive session. If no *cmd\_file* is specified with the **-F** option, a file name of *objfil.cmd* is assumed. (No space is permitted between **-F** and *cmd\_file*.)

The optional parms are command-line parameters to be passed to the program in *objfil* when executed in batch mode. If the **-d** option is specified, then these parameters are ignored. Any command-line parameters for the object program must follow *objfil*; options for the Debugger must precede *objfil*.

## 2.2 Requests

The general format of a request is:

```
[address_exp] [, count_exp] command [modifier] [;]
```

The *address\_exp* is usually (but not always) an integer valued expression that specifies a memory address. Some commands require other expression types. These cases are clearly identified. Some commands neither use nor permit an *address\_exp*.

The Debugger maintains a *current address* called *dot*, which is a pointer into *objfil* or into the image of the executing program in main memory. If a request needs an address, and no *address\_exp* is specified, *dot* is used. Many requests modify *dot* implicitly.

The *count\_exp* is an integer-valued expression that specifies the number of times the command is repeated. Some commands neither use nor permit a *count\_exp*.

The *modifier* depends on the type of command and is documented with each command.

The semicolon (;) separates one command from another when multiple commands are entered in one line.

Two consecutive slashes (//) introduce a comment. They can appear anywhere in a line; the comment extends from the slashes to the end of the line.

### 2.2.1 Expressions

Numeric values are represented by expressions. Both 32-bit integer and 32-bit real values are supported. Complex expressions are formed from primitive expressions using operators and parentheses.

---

### 2.2.1.1 Primitive Expressions

A numeric value may be identified by any of the following primitive expressions:

.	The value of <i>dot</i> , an integer.
“	The last address used, an integer.
<i>int_con</i>	An integer constant of the form [ <i>prefix</i> ] <i>digit_string</i> . The <i>prefix</i> indicates the radix of the number...
<b>0o</b> or <b>0O</b>	Octal. The <i>digit_string</i> is formed of the digits <b>01234567</b> .
<b>0t</b> or <b>0T</b>	Decimal. The <i>digit_string</i> is formed of the digits <b>0123456789</b> .
<b>0x</b> or <b>0X</b>	Hexadecimal. The <i>digit_string</i> is formed of the digits <b>0123456789abcdefABCDEF</b> .

If no *prefix* is present, the *default radix* is used. Initially the default radix is hexadecimal, but it may be changed by a Debugger request. Note that a hexadecimal number may not begin with an alphabetic character; a leading zero can be added to the *digit\_string* if the default radix is hexadecimal. For example, **FOA3** is not valid, but **0FOA3** is valid if the default radix is hexadecimal. The number **0xFOA3** is valid, regardless of the default radix.

<i>integer.fraction</i> [ <b>e</b> [[+][−]] <i>exponent</i> ]	A 32-bit real number. The <i>integer</i> , <i>fraction</i> , and <i>exponent</i> are all decimal integer constants without a prefix.
'cccc'	A string of up to four ASCII characters. To include ' in the string, enter \'. Other special characters can be entered as a two-character sequence beginning with \ as in the C language <b>printf</b> format. The value of this expression is the integer formed by the concatenation of the ASCII codes for the characters.
< <i>name</i>	The contents of a register or variable. Section 2.2.2 presents a complete list of valid names. The value may be or type integer or real, depending on the register.
<i>symbol</i>	The value of a symbol from the symbol table of <i>objfil</i> . A symbol is a string of uppercase alphabetic characters, lowercase alphabetic characters, underscore characters, and digits. A symbol cannot begin with a digit. The value of a symbol is always an integer. Programming tools such as C compilers sometimes add an underscore ( <b>_</b> ) at the beginning of global symbols. This underscore must be explicitly specified when referring to such symbols.

The wildcard character **\*** may be entered as the last character of an abbreviated symbol string, in which case, the debugger finds a symbol that starts with the specified string. This eliminates the need to write the full name of the symbol. If more than one symbol begins with the string entered, the Debugger arbitrarily chooses one.

## 2.2.1.2 Operators

Given that *exp* is an expression, then the following are also expressions:

- uop exp*                    The *uop* is one of the unary operators of Table 2-1.
- exp1 bop exp2*            The *bop* is one of the binary operators of Table 2-1. If one expression is real and the other integer, the result is real.
- (*exp*)                        Paired parentheses may be used freely to clarify or override operator precedence. The value is the value of the *exp*.

In the absence of overriding parentheses, binary operators are evaluated according to the following precedence groups. Group one is the group with highest precedence (the first to be evaluated).

**Table 2-1. Operators**

Operator Type	Operator	Functions	Operand Type <sup>1</sup>
@ <i>exp</i> <sup>2</sup>	Unary	The contents of the location <i>exp</i> in <i>objfil</i> .	I
- <i>exp</i>	Unary	Arithmetic negation	I or R
~ <i>exp</i>	Unary	Bitwise complement	I
+ <i>exp</i>	Unary	(Has no effect.)	I or R
<i>exp1+exp2</i>	Binary	Addition.	I or R
<i>exp1-exp2</i>	Binary	Subtraction	I or R
<i>exp1*exp2</i>	Binary	Multiplication.	I or R
<i>exp1%exp2</i>	Binary	Division.	I or R
<i>exp1&amp;exp2</i>	Binary	Bitwise AND	I
<i>exp1 exp2</i>	Binary	Bitwise OR.	I

1 I = integer; R = real.

2 On some terminals using the @ may cause deletion of entered text and jumping to a new line. If so, precede the @ with \

1. \*, %
2. +, -
3. <, >, =
4. &, |

Operators with the same precedence are evaluated left-to-right. Unary operators have precedence over binary operators.

## 2.2.1.3 Line-Number Address Expressions

Line-number address expressions permit reference to the memory address that corresponds to a specific line of a source program file. The general format of a line-number address is:

*#line\_number[~source\_file]*

---

The Debugger maintains a record of the current source file, so that, if *source\_file* is not given, the current source file is assumed. The Debugger searches for *source\_file* in the directories specified by the **-S** command-line option.

Note that source-level debugging can be used only if the C or FORTRAN program is compiled with the **-g** option to insert debugging information into the object modules. When linking, the **-s** option must **not** be used, as it would strip the debugging information from the object module.

## 2.2.2 Predefined Names

A name in an *address\_exp* or in the *modifier* of the **>** operator may be a processor register, a Simulator environment register, or a Debugger variable. Some of the registers are divided into fields, in which case the field can be identified as *name.field*.

### 2.2.2.1 Processor Registers

All of the processor registers are accessible through the Debugger. They can be accessed by the *<name=>* and various forms of the **\$r** commands or altered with the **>** command.

<b>r31..r0</b>	The integer registers.
<b>f31..f0</b>	The floating-point registers, single precision.
<b>d30..d0</b>	Pairs of floating-point registers, double precision. (Only even numbered register can be specified.)
<b>i30..i0</b>	Pairs of floating-point registers treated as 64-bit integers. (Only even numbered register can be specified.)
<b>t_ , ki , kr</b>	The special registers of the dual-operation instructions.
<b>merge_lo , merge_hi</b>	The MERGE register.
<b>fir , psr , epsr , dirbase , db , fsr</b>	The control registers.

The control registers have the fields defined in the *i860 Microprocessor Programmer's Reference Manual*. These are repeated here for convenience:

<b>psr</b>	<b>br , bw , cc , lcc , im , pim , u , pu , it , in , iat , dat , ft , ds , dim , knf , sc , ps , pm</b>
<b>epsr</b>	<b>il , wp , int , dcs , pbm , be , of , pt , sn</b>
<b>dirbase</b>	<b>ate , dps , bl , iti , cs8 , rb , rc , dtb</b>
<b>fsr</b>	<b>fz , ti , rm , u , fte , si , se , mu , mo , mi , ma , au , ao , ai , aa , rr , ae , lrp , irp , mrp , arp</b>

To access the **fz** field of the **fsr**, for example, enter **fsr.fz**.

---

### 2.2.2.2 Simulator Environment Registers

When the Debugger is used with the Simulator, any of the Simulator Environment Registers defined in Chapter 3 can be displayed by the `<name=` and `$rs` commands or altered with the `>` command. Refer to Chapter 3 for a list of these registers along with descriptions of their functions. (When the Debugger is used with an actual i860 Microprocessor, these registers are undefined.)

### 2.2.2.3 Debugger Variables

The Debugger provides a number of integer variables. These have the predefined, one-character names **a** through **z** and **0**, **1**, **2**, and **9**. They can be accessed by the `<name=` and `$v` commands or altered by the `>` command.

The following variables have predefined functions:

- 0** The last value displayed.
- 9** The value of `count_exp` in the last `$<` or `$<<` request.
- b** The base address of the data section.
- d** The size of the data section.
- e** The entry point.
- m** The “magic number” of the i860 Microprocessor.
- s** The size of the stack section.
- t** The size of the text section.

All other variables are available for storing values via the Debugger commands. Their initial values are all zero.

### 2.2.3 Commands

Within the following commands, `?` refers to the original contents of `objfil` on disk while `/` refers to the executing memory image of `objfil`. The same memory addresses are used in either case. To access `objfil` directly, the debugger translates memory addresses into file-relative disk addresses. (There may be a space after `{?/}`.)

Several of these commands display values according to a format specifier. If the format is not supplied, the Debugger uses the last supplied format. The `format` is a character string defined as `{[repeat_count]format_char}...`, where `repeat_count` is an integer constant and `format_char` is one of the characters defined by Table 2-2.

**Table 2-2.** Formatting Characters

Format Char	Bytes Accessed	Contents and Format of Display	Effect on <i>dot</i>
a	-	Symbol that corresponds to <i>dot</i>	Does not change <i>dot</i>
b	1	Unsigned octal integer	Increment by 1
B	4	<b>dirbase</b> format	Increment by 4
c	1	ASCII character	Increment by 1
C	1	ASCII character, but nongraphic characters displayed symbolically	Increment by 1
d	2	Signed decimal integer	Increment by 2
D	4	Signed decimal integer	Increment by 4
f	4	Single-precision floating-point	Increment by 4
F	8	Double-precision floating-point	Increment by 8
i	4	Disassembled machine instruction	Increment by 4
l	-	Source line number that corresponds to <i>address_exp</i>	Does not change <i>dot</i>
n	-	New-line character sequence	Does not change <i>dot</i>
o	2	Unsigned octal integer	Increment by 2
O	4	Unsigned octal integer	Increment by 4
p	-	Symbol that corresponds to <i>address_exp</i>	Does not change <i>dot</i>
P	4	<b>psr</b> format	Increment by 4
q	2	Signed octal integer	Increment by 2
Q	4	Signed octal integer	Increment by 4
r	-	Space character	Does not change <i>dot</i>
R	4	<b>fsr</b> format	Increment by 4
s	variable	ASCII string terminated by NUL	Increment by length
S	variable	ASCII string terminated by NUL, nongraphic characters displayed symbolically	Increment by length
t	-	Tab to next tab stop*	Does not change <i>dot</i>
u	2	Unsigned decimal integer	Increment by 2
U	4	Unsigned decimal integer	Increment by 4
x	2	Hexadecimal integer	Increment by 2
X	4	Hexadecimal integer	Increment by 4
Y	4	Date as seconds since 00:00 GMT 1970	Increment by 4
"strg"		Character string <i>strg</i>	Does not change <i>dot</i>
^	-	(none)	Decrement by the current format length
+	-	(none)	Increment by one
-	-	(none)	Decrement by one

\* The spacing between tab stops is defined by the *repeat\_count* that precedes the **t**. For example, **8t** means move to the next tab stop where tab stops are set every eight positions.

---

?[ <i>format</i> ]	Display the contents of the disk file <i>objfil</i> starting at memory address <i>address_exp</i> according to <i>format</i> .
/[ <i>format</i> ]	Display the contents of memory starting at address <i>address_exp</i> according to <i>format</i> . This command is valid only after execution has been started (by the :r, :R, :s, :S, :i, or :I commands).
=[ <i>format</i> ]	Display the value of <i>address_exp</i> according to <i>format</i> .
> <i>name</i>	Assign the value of <i>address_exp</i> to <i>name</i> . The <i>name</i> can refer to any of the processor registers, Debugger variables, or Simulator environment registers. Refer to section 2.2.2. The <i>address_exp</i> must have a real value when <i>name</i> is a floating-point register.
{?/} I <i>value</i> [ <i>mask</i> ]	Starting at <i>address_exp</i> and masking each 16 bits with <i>mask</i> , search for the integer <i>value</i> . When a match occurs set <i>dot</i> to the matched location; otherwise, do not change <i>dot</i> . Use a mask of all one bits if <i>mask</i> is not supplied.
{?/} L <i>value</i> [ <i>mask</i> ]	Starting at <i>address_exp</i> and masking each 32 bits with <i>mask</i> , search for the integer <i>value</i> . When a match occurs set <i>dot</i> to the matched location; otherwise, do not change <i>dot</i> . Use a <i>mask</i> of all one bits if <i>mask</i> is not supplied.
{?/} w <i>value</i>	Assign the integer <i>value</i> to the 16 bits at <i>address_exp</i> .
{?/} W <i>value</i>	Assign the integer <i>value</i> to the 32 bits at <i>address_exp</i> .
?m*[ b [ e [ f ] ] ]	Change address mapping parameters. Refer to section 2.3. If * is present, change the data mapping; otherwise, change the text mapping.
: <i>command modifier</i>	One of the series of program execution commands. The : commands are defined in section 2.2.3.2.
\$( <i>command modifier</i> )	One of the series of debugger control commands. The \$ commands are defined in section 2.2.3.3.
<newline>	Depends on the previous command: :s, :S, :i, :I                      Repeat with a <i>count_exp</i> of one. \$rn, \$rfn, \$rdn, or \$rin        Display the next higher numbered register of the same type. ?[ <i>format</i> ] or /[ <i>format</i> ]        Repeat with the value of <i>dot</i> as <i>address_exp</i> .
! <i>command_line</i>	Execute system command <i>command_line</i> . Under AIX and UNIX this invokes /bin/sh; under OS/2 it invokes cmd.exe.
<^C>	Interrupt the executing program and return control to the terminal.

---

### 2.2.3.1 Examples of Formats

The formatting requests shown in Example 2-1 were entered while debugging a program that has a 16-entry vector of single-precision floating-point numbers beginning at the symbolic address **sparray**. (Refer to Chapter 4 for even more formatting examples.)

```
*sparray/f // What is the value of first vector entry?
sparray: 1
*sparray/"First element: "f // Display with caption
sparray: First element: 1
*sparray/f^X // Display once, then back up and redisplay in
hex, too
sparray: 1 0x3f800000
*sparray+4/// What is the value of the second entry?
sparray+0x4: *sparray/4f // Display first four elements of vector
sparray: 1 2 3 4
*sparray,4/4f // Display entire vector as 4x4 array
sparray: 1 2 3 4
5 6 7 8
9 10 11 12
13 14 15 16
*="Every other entry" // Display text only
Every other entry
*=16t"COL 1"16t"COL 2"16t"COL 3"16t"COL 4"
// Text with tabs COL 1 COL 2 COL 3COL 4
*sparray,2/f4+f4+f4+f4+ // Display every other entry
sparray: 1 3 5 7
9 11 13 15
*<r17="Dimension in r17: "UX // Display a register in two formats with caption
Dimension in r17: 16 0x10
*'m'=c16tx // What is the ASCII code for the letter 'm'?
0x6d Dimension in r17:
0x6d: unable to access data
*sparray=X // What is the address of the array?
0x1180
*<r16=p // What is the address in r16 for?
sparray:
*$q // Terminate session
Goodbye!
```

**Example 2-1.** Formatting Examples

### 2.2.3.2 Program Execution Commands

These commands, which begin with a colon (:), control the execution of a program; i.e., starting and stopping execution, and setting and clearing breakpoints. The following restrictions apply to the placement of breakpoints:

- For instructions that execute in dual-instruction mode, breakpoints can be set only on the core instructions.
- A breakpoint cannot be set on the instruction that follows a delayed branch instruction.

- 
- When delayed branch instructions are used in dual-instruction mode, a breakpoint cannot be set on any of the three instructions that follow the delayed branch.

After a single step or after stopping at a breakpoint, the Debugger normally displays a single instruction, the one that will be executed next. However, when the next instruction is a delayed control transfer (e.g., **call** or **bri**), both that instruction and the following instruction are displayed. A subsequent single-step command executes the control transfer and either executes or skips the second instruction, depending on whether the branch is taken.

When executing in dual-instruction mode, code breakpoints and single stepping (both of which are implemented with the core **trap** instruction) can be effected only on the core instruction of a dual-instruction pair. Therefore, after a single step or after stopping at a breakpoint, the Simulator displays two instructions: the floating-point instruction (which has already been executed) and the corresponding core instruction (which will be executed next).

When in dual-instruction mode and the core instruction is a delayed control transfer, four instructions (two dual-instruction pairs) are displayed. A subsequent single-step command executes the core control transfer and either executes or skips the second instruction pair, depending on whether the branch is taken.

With the following general-purpose commands, *address\_exp* can be either a line-number expression or an integer expression that refers to an address.

- :b** [*cmd*] Set a code breakpoint at *address\_exp*. If *count\_exp* is given, the instruction at *address\_exp* is executed *count\_exp*-1 times before trapping. The *cmd* is a Debugger command to execute after the trap.
- :brd** [*cmd*] Set a data breakpoint for read access at *address\_exp*. If *count\_exp* is given, the instruction at *address\_exp* is executed *count\_exp*-1 times before trapping. The *cmd* is a Debugger command to execute after the trap.
- :bwr** [*cmd*] Set a data breakpoint for write access at *address\_exp*. If *count\_exp* is given, the instruction at *address\_exp* is executed *count\_exp*-1 times before trapping. The *cmd* is a Debugger command to execute after the trap.
- :ba** [*cmd*] Set a data breakpoint for either read or write access at *address\_exp*. If *count\_exp* is given, the instruction at *address\_exp* is executed *count\_exp*-1 times before trapping. The *cmd* is a Debugger command to execute after the trap.
- :c** [*sig\_num*] Continue program execution at *address\_exp*. Used to continue after a breakpoint. If a *count\_exp* is given, skip the next *count\_exp*-1 breakpoints. If a *sig\_num* of 0 to 16 is entered, the Simulator emulates an external interrupt, setting the IN bit of **psr**.
- :d** If *address\_exp* is explicitly entered, delete the breakpoint at *address\_exp*. If no *address\_exp* is entered, delete all breakpoints.
- :r** [*parms*] Run *objfil*. Command-line parameters may be specified after **:r**. The *address\_exp*, if given, use it as the entry point, otherwise begin the program at its standard entry point. If a *count\_exp* is given, skip the next *count\_exp*-1

---

breakpoints. Reinitializes all program variables but leaves breakpoints, processor registers, and Debugger variables intact. Those Simulator environment registers that are used for performance measurement are cleared.

**:s** *[[sig\_num] [parms]]* Single-step *count\_exp* times starting at *address\_exp*. If the **:r** command is not previously entered, the Debugger implicitly begins execution of *objfil*, in which case *sig\_num* is not permitted and the value of *parms* is passed to the program as in the **:r** command. The backslash **\** can be used instead of **:s**. If a *sig\_num* of 0t16 is entered, the Simulator emulates an external interrupt, setting the IN bit of **psr**.

**:S** *[[sig\_num] [parms]]* Similar to **:s**, but steps over procedure calls. Two consecutive backslashes **\\** can be used instead of **:S**.

The remaining program execution commands are used solely for source debugging. The *address\_exp* must be a line-number address expression.

**:a** Display the instructions that derived from the line specified by *address\_exp*.

**:i** *[[sig\_num] [parms]]* Single-step *count\_exp* source lines starting at *address\_exp*. If the **:r** command is not previously entered, the Debugger implicitly begins execution of *objfil*, in which case *sig\_num* is not permitted and the value of *parms* is passed to the program as in the **:r** command. If a *sig\_num* of 0t16 is entered, the Simulator emulates an external interrupt, setting the IN bit of **psr**.

**:I** *[[sig\_num] [parms]]* Similar to **:i**, but step over procedure calls.

**:n** Display the next set of source lines using the current display size.

**:p** Display the previous set of source lines using the current display size.

**:w** Display *count\_exp* lines around the source line specified by *address\_exp*, and set the current display size to *count\_exp*.

### 2.2.3.3 Debugger Control Commands

**\$<***[file]* Read requests from *file*. If *file* is omitted, revert to reading requests from the terminal. If *count\_exp* is zero the **\$<** command is ignored; otherwise, the value of *count\_exp* is placed in variable **9** before execution of the first command in *file*. If this command is executed from a file of requests, further commands in that file will not be read.

**\$<<***[file]* Read requests from *file* and return to the current request stream upon termination. If *file* is omitted, return to the prior request stream. Also returns upon exhausting *file*. This command works like a “call” to a “subroutine” of debugging requests. A call can pass one parameter to the subroutine. The parameter is the value of *count\_exp*. The subroutine can access the parameter via variable **9**. The prior value

---

	of variable <b>9</b> is saved before entering the subroutine and restored after exiting.
<b>\$&gt;[file]</b>	Divert output to <i>file</i> . If <i>file</i> does not already exist, create it. If <i>file</i> is not given, divert output back to the terminal.
<b>\$?</b>	Same as <b>\$r</b> .
<b>\$b</b>	Display breakpoints.
<b>\$c</b>	Display a call trace by examining the active stack frames. If <i>address_exp</i> is given, use it as the address of the current stack frame instead of the contents of <b>r3</b> . If <i>count_exp</i> is given, display only the first <i>count_exp</i> stack frames.
<b>\$d</b>	Set default radix to decimal.
<b>\$e</b>	Display names and values of external variables.
<b>\$m</b>	Display the address mapping parameters. Refer to section 2.3.
<b>\$o</b>	Set default radix to octal.
<b>\$q</b>	Quit (exit, terminate) the Debugger. ( <b>&lt;^D&gt;</b> can be used instead.)
<b>\$r</b>	Display integer, control, and MERGE registers.
<b>\$rn</b>	Display the integer register specified by <i>n</i> .
<b>\$rf</b>	Display floating-point registers in single precision, along with the T, KI, and KR registers.
<b>\$rfn</b>	Display the floating-point register specified by <i>n</i> in single precision.
<b>\$rd</b>	Display pairs of floating-point registers in double precision, along with the T, KI, and KR registers.
<b>\$rdn</b>	Display the pair of floating-point registers specified by the even number <i>n</i> in double precision.
<b>\$ri</b>	Display pairs of floating-point registers as 64-bit integers, along with the MERGE register.
<b>\$rin</b>	Display the pair of floating-point registers specified by the even number <i>n</i> as a 64-bit integer.
<b>\$rp</b>	Display pipelines.
<b>\$rs</b>	Display the Simulator environment registers.
<b>\$s</b>	Set to <i>address_exp</i> the maximum offset between an address and the symbol that is closest to it. Addresses that are farther from any symbol than this offset are displayed as a numeric value rather than a symbolic value (symbol + offset). The default is 255.
<b>\$t</b>	Display a trace of the last <i>address_exp</i> instructions executed by the Simulator. If <i>address_exp</i> is not entered, display the last 16 instructions.

---

<b>\$v</b>	Display the Debugger variables.
<b>\$w</b>	Set the page width for output to <i>address_exp</i> . The default is 80.
<b>\$x</b>	Set default radix to hexadecimal.

**NOTE**

When displaying registers, be aware that some instructions do not store results by the beginning of the next instruction.

## 2.3 Mapping Addresses to Object File

All addresses used in Debugger commands refer to memory locations, even when the command operates directly on the *objfil* on disk. For this reason, the Debugger implements the concept of *address mapping*.

A *mapping* is a transformation from a memory address to the corresponding location in *objfil*. Let **A** be a memory address, and let **F** be the file address. The mapping is defined in terms of two triplets of parameters: *b1, e1, f1* and *b2, e2, f2* as follows:

if  $b1 \leq A \leq e1$  then  $F = A - b1 + f1$

else if  $b2 \leq A \leq e2$  then  $F = A - b2 + f2$

else **A** is an invalid address

The first triplet (*b1, e1, f1*) maps addresses in the text section; the second (*b2, e2, f2*) maps addresses in the data section.

For a COFF program file, the Debugger reads the values of the mapping parameters from the file. Their values can be displayed with the **\$m** command. Normally there is no need to change them. However, when using the Debugger to process a data file or an object file of another format, it may be useful to change the mapping parameters, using the **?m** command.

---



---

## Chapter 3

### Using the Simulator

Most interaction with the Simulator is mediated by the Debugger module that is bound to the Simulator. A request entered into the Debugger is interpreted by the Debugger, which then fulfills the request by calling Simulator procedures. Simulation consists of:

- ❑ Preparing an application for the i860 Microprocessor.
- ❑ Invoking the Simulator/Debugger.
- ❑ Configuring the Simulator.
- ❑ Entering commands into the Debugger.

Invocation of the Simulator/Debugger and entering of Debugger commands are covered in Chapter 2.

#### 3.1 Preparing an Application for the Simulator

The steps for preparing an application for simulation are no different than those for running on a real i860 Microprocessor. The same executable modules can be used for Simulation, for debugging on a real i860 Microprocessor, or for execution on a real i860 Microprocessor without the Debugger.

1. Write the application program modules in a high-level language and/or the assembly language of the i860 Microprocessor.
2. Translate the application program modules using a compiler or assembler for the i860 Microprocessor. The translator may be instructed to generate symbolic debugging information; this is not essential, however.
3. Link the program modules together using the i860 Microprocessor Linker. Systems services can be accessed via the library **libc.a**.
4. Run the application under control of the Debugger. The same object module can be executed either with the Simulator or on an actual i860 Microprocessor.

#### 3.2 The Simulated Machine

The simulated machine is composed of the following components:

- ❑ Memory
- ❑ Processor Registers
- ❑ Pipelines
- ❑ Traps

- 
- Simulator Environment Registers
  - Data, Instruction, and Address-Translation Caches

### 3.2.1 Simulator Environment Registers

The Simulator environment registers are used to control the behavior and function of the Simulator. When linked to the Simulator, the Debugger can be used to display and change these registers. The Simulator registers can be assigned new values only before simulation starts, i.e., before an **:r** (or **:s** or **:i**) command. Any value that is assigned to a simulator register during the simulation of a program, takes effect only after the next **:r** command.

#### 3.2.1.1 Simulator Control Register

**sim** The Simulator control register. Holds configuration options and helps control Simulator operation. The internal fields of the **sim** can be treated as separate one-bit fields, having the following names:

- me** Memory boundary check enable. When set, the simulator validates all memory references. A reference to memory out of the sections defined by the program causes an error message.
- ce** Caching enable. When set, the caches of the i860 Microprocessor are simulated.
- te** Timer enable. When set, the Simulator counts clocks during execution of the program.
- log** Instruction log enable. When set, the Simulator writes every instruction that it executes into a file with the name **objfil.log**. Note that a long simulation can create a *very large* log file.
- clog** Cache log enable. When **clog** and **ce** are set, the Simulator records all cache hits and misses in **objfil.log**.
- turbo** Fast simulation. When **sim.turbo** is set, many floating-point checks are eliminated, thereby speeding up the simulation.

The following fields of the **sim** register define trap handling. For each trap, if the field is set, such a trap causes execution of the user trap handler (refer to **trap\_addr** in section 3.2.1.4). If reset, the corresponding trap causes the debugger to issue an error message and prompt.

- it** Instruction trap.
- in** Interrupt trap.
- iat** Instruction access trap.
- dat** Data access trap.
- ft** Floating-point trap.

---

### 3.2.1.2 Timing Control Registers

When **sim.te** is set, the Simulator counts processor clocks during execution of a program. These counts provide an approximation of program performance on an actual i860 Microprocessor. The following Simulator registers assist in obtaining timing data:

<b>total_time</b>	Number of processor clocks used by all instructions of the simulated program.
<b>range_time</b>	Number of processor clocks used by the instructions located between the addresses in <b>t_start</b> and <b>t_end</b> .
<b>t_start, t_end</b>	Address range that specifies which instructions are to be included in the clock count maintained in <b>range_time</b> . Note that if control passes to a subroutine outside the specified range, the time used by that subroutine is <b>not</b> included in <b>range_time</b> .
<b>mem_spec</b>	The effect of wait states in the memory system can be taken into account by using this register, which contains the three fields <b>ads2na</b> , <b>cas_ws</b> , <b>ras_ws</b> .
<b>t1, t2</b>	Each of these registers can store one address. Every time the Simulator executes the instruction at one of these addresses, it displays the clock count before and after the instruction. The value is displayed in decimal.

Note that, if breakpoints are set or if single-stepping is used, the clock count is incorrect, due to the extra trap instructions and due to invalidation of the instruction cache when trap instructions are inserted and removed. (However, setting a breakpoint at the end of the program before starting simulation has only an insignificant effect on clock counts. Another method of terminating a program, calling **exit**, has only a slightly less insignificant effect on clock counts.)

Timing is also dependent on the memory subsystem. The Simulator assumes a pipelined bus. The **mem\_spec** register allows specification of other memory subsystem parameters. The default values are adequate for measuring performance under the assumption that the memory does not impose delays on the processor. This register can be changed to add memory delays in accord with an anticipated memory implementation. The **mem\_spec** register comprises three parameters:

#### **ads2na**

This parameter specifies, for a pipelined bus, by how many clocks the NA# signal follows the ADS# signal. The value of **ads2na** cannot be less than 1, and typically is equal to one.

#### **cas\_ws** and **ras\_ws**

DRAM is logically arranged in rows and columns. When the processor issues a request for memory access, both row logic and column logic must be strobed. Usually it takes longer for the row logic to respond. These parameters specify the delay in clocks from the moment a request is issued to the moment the requested data is ready on the bus. There are two cases:

1. In the simpler case, the time from request to data (from ADS# to READY#) is **max(ras\_ws, cas\_ws)**, because both circuits work in parallel.
2. If a new address is issued and it happens to be in the same row as the last address issued, the i860 Microprocessor issues a NENE# (next near) signal. In this case, only the column logic is activated, because the NENE# notifies the memory controller that the row logic is already in the correct state. The access will require only **cas\_ws** clocks.

---

For the most accurate timings, cache simulation should also be enabled by setting **sim.ce** whenever **sim.te** is set.

### 3.2.1.3 Cache Control Registers

These registers allow changing the various cache sizes and counting cache hit ratios.

<b>i_cache_size</b>	Size of the simulated instruction cache in bytes.
<b>d_cache_size</b>	Size of the simulated data cache in bytes.
<b>tlb_size</b>	Size of the simulated address-translation cache (TLB) in bytes.
<b>i_chrc</b>	Instruction cache hit ratio counter.
<b>d_chrc</b>	Data cache hit ratio counter.
<b>tlb_chrc</b>	Address translation cache (TLB) hit ratio counter.

### 3.2.1.4 Trap Control Register

This register controls trap handling.

<b>trap_addr</b>	Address of trap handler. A trap handler can be assigned by entering its address in <b>trap_addr</b> . This causes the user-written trap handler to be activated by the Simulator when a trap occurs that has been assigned to the user (refer to the <b>sim</b> register in section 3.2.1.1).
------------------	---

### 3.2.1.5 Other Simulator Registers

<b>pc</b>	Holds the program counter (current execution address).
<b>num_instr</b>	Accumulates the number of machine instructions that have been executed. This normally differs from the value of <b>total_time</b> .

## 3.3 Configuring the Simulator

The configurable options of the Simulator can be combined to suit the changing needs of the development processes. Sometimes it is desirable to sacrifice simulation speed in order to have more Simulator functions active. This happens mainly when enabling the timer, cache, or memory boundary check. In addition, address translation, when enabled, slows down the Simulator. (Paging is usually turned off but may be turned on when the running application sets the ATE bit of **dirbase**). Setting data breakpoints, though not changing the nature of the simulated machine, also reduces execution speed.

### 3.3.1 Typical Simulation Cases

Following are some typical simulation cases:

1. Verify correctness and debug an application program. Fast simulation, no performance analysis.
2. Verify an application program and analyze its performance, mainly to check speed of numeric algorithms. Though caching is disabled, RAM wait states can be left zero, allowing a fairly accurate time analysis.
3. Verify system-level program. Traps, cache, and paging are enabled. No performance analysis.

**Table 3-1. Simulation Cases**

Parameter	Case 1	Case 2	Case 3	Case 4	Default
mem_spec.ras_ws	n.a.	D	n.a.	U (2)	0
mem_spec.cas_ws	n.a.	D	n.a.	U (2)	0
mem_spec.ads2na	n.a.	D	n.a.	U (2)	1
sim.te	D	Y	D	Y	N
t_start	n.a.	U	n.a.	U	0
t_end	n.a.	U	n.a.	U	FFFFFFFF
sim.me	D	D	U	U	Y
d_cache_size	n.a.	U	U	U	8 Kbytes
i_cache_size	n.a.	U	U	U	4 Kbytes
tlb_size	n.a.	U	U	U	256 bytes
sim.ce	N	N	Y	Y	N
sim.it	D	D	U (A)	U (A)	S
sim.ft	D	D	U	U	S
sim.iat	D	D	U (A)	U (A)	S
sim.dat	D	D	U (A)	U (A)	S
sim.in	D	D	U (A)	U (A)	S

- D The default value should be used.
- n.a. Not applicable. Default value is fine (though not used by the Simulator).
- Y Enabled.
- N Disabled.
- A Trap is assigned to application.
- S Trap is assigned to the Simulator.
- U The value is up to the user. The default value is usually sufficient in this case; however, a typical value accompanies the U abbreviation for use when the default value will not do.

4. Verify system-level program and an application program and analyze performance. May be used to check performance of an application.

For each of the cases above, Table 3-1 specifies the values of all the configurable parameters.

### 3.3.2 Default Values of Configurable Parameters

Table 3-2 shows the default values of the configurable parameters.

**Table 3-2.** Configuration Defaults

Parameter	Default	Comments
mem_spec.ras_ws mem_spec.cas_ws	0 0	Allows fair performance analysis of applications that do not handle cache. Applicable only if timer enabled.
sim.te	Disabled	
t_start	0	Applicable only if timer enabled.
t_end	0xFFFFFFFF	Applicable only if timer enabled.
sim.me	Enabled	
sim.ce	Disabled	
d_cache_size	8K	Applicable only if cache enabled.
i_cache_size	4K	Applicable only if cache enabled.
tlb_size	64 entries	Applicable only if cache enabled.
sim.it sim.ft sim.iat sim.dat sim.in	Handled by Simulator	Typical user does not want to handle interrupts.

### 3.4 Debugging Differences with Simulator

In general, debugging with the Simulator and debugging with a real i860 Microprocessor are identical processes. There are, however, a few differences:

1. The environmental registers of the Simulator are not available when debugging with a real i860 Microprocessor. Attempts to access these registers produce error messages.
2. The i860 Microprocessor (having only one data breakpoint register) directly supports only one data breakpoint. The Simulator provides twenty data breakpoints.
3. The **\$t** command (display instruction trace) and the logging feature are not available when debugging with a real i860 Microprocessor.

### 3.5 Run-Time Support

The Simulator supports a set of run-time interfaces that are independent of specific hardware configurations. The interfaces consist of:

- Stack, invocation parameters, and environment.
- Calls to operating-system services.

---

### 3.5.1 Stack, Invocation Parameters, and Environment

Before the Simulator begins executing a program, a stack is allocated and the following registers are set:

- r2** Points to the top of the stack.
- r16** Contains the number of command-line parameters supplied when the program was started (by the **:r**, **:s**, **:S**, **:i** or **:I** command). Corresponds to the C parameter **argc**.
- r17** Points to an array of pointers to the command-line arguments. Corresponds to the C parameter **argv**.
- r18** Points to an area containing the environment in which the Simulator was invoked. Corresponds to the C parameter **envp**.

### 3.5.2 Operating-System Services

Programs being debugged may contain calls to operating-system services just as if they were executing under direct control of an operating system. Calling conventions are defined in the “Programming Model” chapter of the *i860 Microprocessor Programmer’s Reference Manual*.



---

## Chapter 4

### Example Debugging Session

This chapter is an example of a debugging session. It demonstrates some of the most frequently used features of the Simulator and explains how to create a program for debugging.

Example 4-1 shows the source code of the program to be debugged. Assume that this program is in a file called **example.s**. The program accepts two integer numbers and divides them, giving the quotient and remainder.

The program must first be assembled and linked. This is done by:

```
mas860 example.s
```

```
ld860 example.o libc.a -o example -e ep
```

The **-e** option sets **ep** as the entry point to the program. The file **libc.a** is the C interface library.

```

                                                                    // SIGNED INTEGER DIVIDE .data
one_plus_eps:: .double 1.000000005
BNpBC::       .long      0x80000000
              .long      0x43300000
double_2::    .double 2.0
              .text

                                                                    // r16 - numerator (dividend);
                                                                    // r17 - denominator (divisor)
                                                                    // r16 <- quotient;
                                                                    // f2..f11 temporaries.
                                                                    // Procedure to be tested
                                                                    // Convert Denominator and Numerator
idiv::
                                                                    // Sum of biases
fld.d         BNpBC,          f6
xorh          0x8000, r17,    r18
ixfr          r18,           f4
fmov.ss f7,    f5
xorh          0x8000, r16,    r16
fsub.dd f4,    f6,           f4
ixfr          r16,           f2
fmov.ss f7, f3
fsub.dd f2,    f6,           f2
                                                                    // Set exponent in high half
                                                                    // Extract biases
                                                                    // Do Floating-Point Divide
fld.d         double_2,      f10
frcp.dd f4,    f6
fmul.dd f4,    f6,           f8
fsub.dd f10,   f8,           f8
fmul.dd f6,    f8,           f6
fmul.dd f4,    f6,           f8
fsub.dd f10,   f8,           f8
fmul.dd f6,    f8,           f6
fmul.dd f4,    f6,           f8
fsub.dd f10,   f8,           f8
```

```

fmul.dd f6, f2, f6 // Guess * dividend
fmul.dd f8, f6, f8 // Result = third guess * dividend
// Convert Quotient to Integer

fld.d one_plus_eps, f10 //
fmul.dd f8, f10, f8 // Force quotient bigger than integer
ixfr r17, f10 // Get denominator to compute
// remainder
ftrunc.dd f8, f8 // Convert to integer
bri r1 // Exit procedure after next
// instruction
fxfr f8, r16 // Transfer quotient to integer
// register
fp_except:: // User trap handler
ld.c psr, r31 //
xor 0x1000, r31, r31 // Reset FT bit
st.c r31, psr //
call exit // Terminate simulated execution
mov -1, r16 // Exit code
ep::call idiv // Entry point for debugging purposes
nop //
xp::call exit // Terminate simulated execution
nop // Exit code is result of division

```

#### Example 4-1. Simulation Example

Following is a log of a debugging session. The \$ is the operating system's prompt; the \* is the Debugger's prompt, following which the user enters a debugging request. Other lines are responses to the preceding request.

```

$ sim860 -d example
*$d // Change default radix to decimal
*200>r16 // Set dividend
*10>r17 // Set divisor
*$r // Display integer registers in decimal
r0 = 0 r1 = 0 r2 = 0 r3 = 0
r4 = 0 r5 = 0 r6 = 0 r7 = 0
r8 = 0 r9 = 0 r10 = 0 r11 = 0
r12 = 0 r13 = 0 r14 = 0 r15 = 0
r16 = 200 r17 = 10 r18 = 0 r19 = 0
r20 = 0 r21 = 0 r22 = 0 r23 = 0
r24 = 0 r25 = 0 r26 = 0 r27 = 0
r28 = 0 r29 = 0 r30 = 0 r31 = 0
fir = 0xf040013c psr = 0x0 epsr = 0x40101 db = 0x0
fsr = 0x20 merge = 0x0
dirbase: dtb=0 rc=0 rb=0 dps=0
psr: pm=0 ps=0 sc=0
epsr: pt=1 sn=1 dcs=1
fsr: ae=0 rr=0 fte rm=0
*$x // Change default radix to hexadecimal
*$r // Display integer registers in hex
r0 = 0x0 r1 = 0x0 r2 = 0x0 r3 = 0x0
r4 = 0x0 r5 = 0x0 r6 = 0x0 r7 = 0x0
r8 = 0x0 r9 = 0x0 r10 = 0x0 r11 = 0x0

```

```

r12 = 0x0  r13 = 0x0          r14 = 0x0          r15 = 0x0
r16 = 0xc8 r17 = 0xa          r18 = 0x0          r19 = 0x0
r20 = 0x0  r21 = 0x0          r22 = 0x0          r23 = 0x0
r24 = 0x0  r25 = 0x0          r26 = 0x0          r27 = 0x0
r28 = 0x0  r29 = 0x0          r30 = 0x0          r31 = 0x0
fir = 0xf040013c             psr = 0x0           epsr = 0x40101     db = 0x0
fsr = 0x20 merge = 0x0
dirbase: dtb=0 rc=0 rb=0 dps=0
psr: pm=0x0 ps=0x0 sc=0x0
epsr: pt=0x1 sn=0x1 dcs=0x1
fsr: ae=0 rr=0x0 fte rm=0
*ep:b                          // Set a breakpoint at the entry
point
*double_2:ba                    // Set a data access breakpoint
*one*:brd                       // Set a data read breakpoint at
                                // one_plus_eps
*                                // using wildcard abbreviation
*                                // Note that Simulator supports
*                                // multiple data breakpoints
*                                // Display all breakpoints
*$b
code breakpoints
count      breakpoint          command
0x1        ep                  // Set a breakpoint at the entry
point
data breakpoints
count      breakpoint          type command
0x1        double_2            a          // Set a data access breakpoint
0x1        one_plus_eps        rd         // Set a data read breakpoint at
                                // one_plus_eps
*                                // Disassemble first several
                                // instructions
// Must use ? because program has not been run yet*idiv,10?ia
idiv:      orh                  0, r0, r31
idiv+0x4:  fld.d                0x11a8(r31), f6
idiv+0x8:  xorh                  0x8000, r17, r17
idiv+0xc:  ixfr                  r17, f4
idiv+0x10: fmov.ss              f7, f5
idiv+0x14: xorh                  0x8000, r16, r16
idiv+0x18: fsub.dd              f4, f6, f4
idiv+0x1c: ixfr                  r16, f2
idiv+0x20: fmov.ss              f7, f3
idiv+0x24: fsub.dd              f2, f6, f2
idiv+0x28: orh                  0, r0, r31
idiv+0x2c: fld.d                0x11b0(r31), f10
idiv+0x30: frcp.dd              f4, f6
idiv+0x34: fmul.dd              f4, f6, f8
idiv+0x38: fsub.dd              f10, f8, f8
idiv+0x3c: fmul.dd              f6, f8, f6
idiv+0x40:
*:r                                // Run the process. Will stop at
                                // breakpoint at ep.
<< Code breakpoint at 0xf040013c >>

```

```

ep:      call      idiv
        nop

*:s
idiv:    orh       0,r0,r31                // Single step
*\
idiv+0x4: fld.d   0x11a8(r31),f6          // Another form of single step
*:c
breakpoint
                                                // on double_2.
<< Data read breakpoint at 0xf04000dc, read from 0x11b0 >>
idiv+0x2c: fld.d  0x11b0(r31),f10
*0x11b0=p
                                                // Make sure the stop address is
                                                // double_2

        double_2:
*0t12$t
idiv:    orh       0,r0,r31                // How did we get here?
idiv+0x4: fld.d   0x11a8(r31),f6
idiv+0x8: xorh    0x8000,r17,r17
idiv+0xc: ixfr    r17,f4
idiv+0x10: fmov.ss f7,f5
idiv+0x14: xorh   0x8000,r16,r16
idiv+0x18: fsub.dd f4,f6,f4
idiv+0x1c: ixfr   r16,f2
idiv+0x20: fmov.ss f7,f3
idiv+0x24: fsub.dd f2,f6,f2
idiv+0x28: orh    0,r0,r31
idiv+0x2c: fld.d  0x11b0(r31),f10
*
                                                // Disassemble memory image
starting
                                                // from here
*<pc,9/X^ia
format.
                                                // in both hex and instruction
idiv+0x2c: 0x27ea11b0    fld.d           0x11b0(r31),f10
idiv+0x30: 0x488601a2    frcp.dd          f4,f6
idiv+0x34: 0x48c821a0    fmul.dd          f4,f6,f8
idiv+0x38: 0x490851b1    fsub.dd          f10,f8,f8
idiv+0x3c: 0x490631a0    fmul.dd          f6,f8,f6
idiv+0x40: 0x48c821a0    fmul.dd          f4,f6,f8
idiv+0x44: 0x490851b1    fsub.dd          f10,f8,f8
idiv+0x48: 0x490631a0    fmul.dd          f6,f8,f6
idiv+0x4c: 0x48c821a0    fmul.dd          f4,f6,f8
idiv+0x50:
*\
                                                // Single step
idiv+0x30: frcp.dd      f4,f6
*
                                                // <newline> continues single stepping
idiv+0x34: fmul.dd      f4,f6,f8
*
                                                // <newline> continues single stepping
idiv+0x38: fsub.dd      f10,f8,f8
*$rd
                                                // Display floating-point registers in
                                                // double precision

d0 = 0      d2 = 200
d4 = 10     d6 = 0.099853515625
d8 = 0      d10 = 2

```

---

```
d12 = 0    d14 = 0
d16 = 0    d18 = 0
d20 = 0    d22 = 0
d24 = 0    d26 = 0
d28 = 0    d30 = 0
t_ = 0
ki = 0
kr = 0
*:c // Continue. Will stop at
breakpoint // on one_plus_eps.
<< Data read breakpoint at 0xf0400110, read from 0x11a0 >>
idiv+0x60: fld.d    0x11a0(r31),f10
*one_plus_eps/F // Display value as double-
precision floating-point.
*:c // Continue to end of program.
Ends by // calling exit.
<< Process terminated, returned value: 20 >>
*$q
Goodbye!
$
```

## Appendix A

### Debugger Quick Command Reference

<b>\$d</b> <b>\$r</b> <b>\$rf</b> <b>\$rp</b> <b>\$rs</b> <b>\$rd</b> <b>\$b</b> <b>\$e</b>	Decimal format for displays (default is hexadecimal) display integer Registers (plus control registers) display Floating-point registers, KI, KR, T (single precision) display Pipeline contents display Simulator variables ( <b>total_time</b> , <b>sim.te</b> , ...) display floating registers, KI, KR, T (Double precision) display Breakpoints display "Externals" (i.e., program variables)
\ :r :c {addr}:b [cmd] {addr}:ba [cmd] :d {addr}:d	single step (:s is equivalent) Run (initiate) simulation, or Restart if already running Continue simulation after breakpoint Breakpoint for instruction fetch [do <i>cmd</i> upon break] Breakpoint for data Access [do <i>cmd</i> upon break] Delete all breakpoints Delete breakpoint at <i>addr</i>
<b>\$q</b> <b>\$t</b> <b>\$x</b> <b>\$&lt;&lt;</b> [file] <b>\$&gt;</b> [file]	Quit (exit) simulator display Trace of last 16 instructions executed hexadecimal format for displays Read requests from <i>file</i> Divert output of simulator to <i>file</i>
<b>2&gt;r2</b> <b>0x9a&gt;r31</b> <b>1.989e+3&gt;f1</b> <b>1234.56&gt;d2</b> <b>&lt;r1&gt;r2</b> <b>&lt;total_time=D</b>	Put value 2 into integer register <b>r2</b> Put hexadecimal value 9a into integer register <b>r31</b> Put real 1,989 into single-precision register <b>f1</b> Put real 1234.56 into double-precision register <b>f3:f2</b> Copy value of register <b>r1</b> into <b>r2</b> Display value of simulator variable <b>total_time</b>
<b>1&gt;sim.ce</b> <b>1&gt;sim.te</b> <b>0&gt;sim.me</b> <b>{addr}&gt;t_start</b> <b>{addr}&gt;t_end</b>	Enable caches Enable clock-count (timer) Disable memory limit checks Enable <b>range_time</b> count whenever PC > <i>addr</i> Disable <b>range_time</b> count whenever PC > <i>addr</i>

<code>[addr]/X</code>	Display memory at <i>addr</i> as a four-byte hexadecimal integer
<code>[addr]/f</code>	Display memory at <i>addr</i> as floating point
<code>[addr],10/X</code>	Starting at <i>addr</i> , display 10 four-byte hexadecimal integers
<code>[addr],10/i</code>	Starting at <i>addr</i> , disassemble 10 instructions
<code>&lt;pc,10/ia</code>	Starting at current program location, disassemble 10 instructions
<code>[label]=X</code>	Display value of <i>label</i> as four-byte hexadecimal
<code>{addr}/W {val}</code>	Write <i>val</i> to four bytes of memory at <i>addr</i>
<code>1000\$s</code>	Set limit to 1000 bytes for backwards search for symbolic addresses

Notes:

1. Square brackets [ ] indicate an optional parameter.
2. Curly brackets { } indicate a required parameter.
3. **Do not** type the [ ] or { } shown in the above commands.
4. Instruction breakpoints occur **before** the execution of the instruction.
5. The value of **total\_time** is inflated when many breakpoints are enabled or when single-stepping.
6. Use **:C**, not **:f**, to continue after breakpoints. **:f** restarts everything.